New Methods of Concurrent Checking

 Paperback

153,24 €*

Alle Preise inkl. MwSt.|Versandkostenfrei
ISBN-13:
9789048178766
Veröffentl:
2010
Einband:
Paperback
Erscheinungsdatum:
28.10.2010
Seiten:
192
Autor:
Michael Gössel
Gewicht:
300 g
Format:
235x155x11 mm
Serie:
42, Frontiers in Electronic Testing
Sprache:
Englisch
Beschreibung:

Computers are everywhere around us. We, for example, as air passengers, car drivers, laptop users with Internet connection, cell phone owners, hospital patients, inhabitants in the vicinity of a nuclear power station, students in a digital library or customers in a supermarket are dependent on their correct operation. Computers are incredibly fast, inexpensive and equipped with almost unimag- able large storage capacity. Up to 100 million transistors per chip are quite common today - a single transistor for each citizen of a large capital city in the world can be 2 easily accommodated on an ordinary chip. The size of such a chip is less than 1 cm . This is a fantastic achievement for an unbelievably low price. However, the very small and rapidly decreasing dimensions of the transistors and their connections over the years are also the reason for growing problems with reliability that will dramatically increase for the nano-technologies in the near future. Can we always trust computers? Are computers always reliable? Are chips suf- ciently tested with respect to all possible permanent faults if we buy them at a low price or have errors due to undetected permanent faults to be discovered by c- current checking? Besides permanent faults, many temporary or transient faults are also to be expected.
1 Introduction. 2 Physical Faults and Functional Errors. 2.1 Stuck-at Faults. 2.2 Bridging Faults. 2.3 CMOS Stuck-open and Stuck-on Faults. 2.4 Delay Faults. 2.5 Transient Faults. 2.6 Functional Error Model. 2.7 Output Dependencies. 2.8 Self-Testing and Self-Checking. 2.9 Faults and Errors in Submicron Technologies. 3 Principles of Concurrent Checking. 3.1 Duplication and Comparison. 3.2 Block Codes for Error Detection. 3.3 Parity and Group Parity Checking. 3.4 Odd and Even Error Detection. 3.5 Code-Disjoint Circuits. 3.6 Error Detection by Complementary Circuits. 3.7 General Method for the Design of Error Detection Circuits. 3.8 Self-Dual Error Detection. 3.9. Error Detection with Soft Error Correction. 4. Concurrent Checking for the Adders. 4.1 Basic Types of Adders. 4.2 Parity Checking for Adders. 4.3 Self-Checking Adders. References. Index.

Kunden Rezensionen

Zu diesem Artikel ist noch keine Rezension vorhanden.
Helfen sie anderen Besuchern und verfassen Sie selbst eine Rezension.

Google Plus
Powered by Inooga