Designing 2D and 3D Network-on-Chip Architectures

 Previously published in hardcover
Besorgungstitel  |
 Lieferzeit: 3-5 Tage  
125,01 €

Alle Preise inkl. MwSt.
| zzgl. Versand
 
This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools.
Describes essential theory, practice and state-of-the-art applications of 2D and 3D Network-on-Chip interconnect
Part I: Network-on-Chip Design Methodology.- Network-on-Chip Technology: A Paradigm Shift.- NoC Modeling and Topology Exploration.- Communication Architecture.- Power and Thermal Effects and Management.- NoC-based System Integration.- NoC Verification and Testing.- The Spidergon STNoC.- Middleware Memory Management in NoC.- On Designing 3-D Platforms.- The SYSMANTIC NoC Design and Prototyping Framework.- Part II: Suggested Projects.-  Projects on Network-on Chip.
This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliability. Case studies are used to illuminate new design methodologies.

Zu diesem Artikel ist noch keine Rezension vorhanden.
Helfen sie anderen Besuchern und verfassen Sie selbst eine Rezension.

 

Rezensionen

Autor: Axel Jantsch
ISBN-13 :: 9781493945504
ISBN: 1493945505
Erscheinungsjahr: 23.08.2016
Verlag: Springer New York
Gewicht: 427g
Seiten: 280
Sprache: Englisch
Auflage Softcover reprint of the original 1st ed. 2014
Sonstiges: Taschenbuch, 235x155x15 mm
Google Plus
Powered by Inooga