High-Level Synthesis
From Algorithm to Digital Circuit
Besorgungstitel - wird vorgemerkt | Lieferzeit: Besorgungstitel - Lieferbar innerhalb von 10 Werktagen I
195,48 €*
Alle Preise inkl. MwSt.|Versandkostenfrei
ISBN-13:
9781402085871
Veröffentl:
2008
Erscheinungsdatum:
26.08.2008
Seiten:
297
Autor:
Philippe Coussy
Gewicht:
613 g
Format:
243x162x24 mm
Sprache:
Englisch
Beschreibung:
The successful usage of Hardware Description Languages like VHDL and Verilog in design flows is mainly due to the availability of efficient synthesis methods and tools that enable the translation of RTL designs into optimized gate-level implementations. Many expect that the same approach could be effectively adapted at higher levels of abstraction. In the SoCs context, the traditional IC design methodology relying on EDA tools used in a two stages design flow - a VHDL/Verilog RTL specification, followed by logical and physical synthesis - is indeed no more suitable. Thus, actual complex SoCs need new ESL level tools in order to raise the specification abstraction level up to the algorithmic / behavioral one. However, in order to provide the designers with an efficient automated path to implementation, new high-level synthesis tools and approaches are required.
Extensive presentation of the leading research activities in HLS
User Needs.- High-Level Synthesis: A Retrospective.- Catapult Synthesis: A Practical Introduction to Interactive C Synthesis.- Algorithmic Synthesis Using PICO.- High-Level SystemC Synthesis with Forte's Cynthesizer.- AutoPilot: A Platform-Based ESL Synthesis System.- "All-in-C" Behavioral Synthesis and Verification with CyberWorkBench.- Bluespec: A General-Purpose Approach to High-Level Synthesis Based on Parallel Atomic Transactions.- GAUT: A High-Level Synthesis Tool for DSP Applications.- User Guided High Level Synthesis.- Synthesis of DSP Algorithms from Infinite Precision Specifications.- High-Level Synthesis of Loops Using the Polyhedral Model.- Operation Scheduling: Algorithms and Applications.- Exploiting Bit-Level Design Techniques in Behavioural Synthesis.- High-Level Synthesis Algorithms for Power and Temperature Minimization.
Kunden Rezensionen
Mehr zum Thema
Folgen Sie uns auf:
