It is universally accepted today that parallel processing is here to stay but that software for parallel machines is still difficult to develop. However, there is little recognition of the fact that changes in processor architecture can significantly ease the development of software. In the seventies the availability of processors that could address a large name space directly, eliminated the problem of name management at one level and paved the way for the routine development of large programs. Similarly, today, processor architectures that can facilitate cheap synchronization and provide a global address space can simplify compiler development for parallel machines. If the cost of synchronization remains high, the pro­ gramming of parallel machines will remain significantly less abstract than programming sequential machines. In this monograph Bob Iannucci presents the design and analysis of an architecture that can be a better building block for parallel machines than any von Neumann processor. There is another very interesting motivation behind this work. It is rooted in the long and venerable history of dataflow graphs as a formalism for ex­ pressing parallel computation. The field has bloomed since 1974, when Dennis and Misunas proposed a truly novel architecture using dataflow graphs as the parallel machine language. The novelty and elegance of dataflow architectures has, however, also kept us from asking the real question: "What can dataflow architectures buy us that von Neumann ar­ chitectures can't?" In the following I explain in a round about way how Bob and I arrived at this question.

One: The Problem Domain.- 1.1 Abstract Program Representation.- 1.2 Two Fundamental Issues.- 1.3 The Cost of Parallelism.- 1.4 Summary.- Two: The Importance of Processor Architecture.- 2.1 von Neumann Architectures.- 2.2 Dataflow Architectures.- 2.3 Comparison of Approaches.- 2.4 Summary.- Three: A Dataflow / von Neumann Hybrid.- 3.1 Synthesis.- 3.2 Compilation Target Model.- 3.3 Execution Models.- 3.4 Summary.- Four: Compiling for the Hybrid Architecture.- 4.1 DFPG Revisited.- 4.2 Strategic Issues for Partitioning.- 4.3 Code Generator.- 4.4 Summary.- Five: Analysis.- 5.1 Idealized Model.- 5.2 Realistic Model.- 5.3 Summary.- Six: Conclusion.- 6.1 Summary of the Present Work.- 6.2 Future Work.- 6.3 Related Work.- 6.4 Closing Remarks.- References.