Verification Methodology Manual for SystemVerilog
-11 %

Verification Methodology Manual for SystemVerilog

 HC runder Rücken kaschiert
Print on Demand | Lieferzeit: Lieferbar innerhalb von 3-5 Werktagen I

Unser bisheriger Preis:ORGPRICE: 192,59 €

Jetzt 170,75 €*

Alle Preise inkl. MwSt.|Versandkostenfrei
ISBN-13:
9780387255385
Einband:
HC runder Rücken kaschiert
Erscheinungsdatum:
28.09.2005
Seiten:
524
Autor:
Janick Bergeron
Gewicht:
945 g
Format:
241x160x33 mm
Sprache:
Englisch
Beschreibung:

Offers users the first resource guide that combines both the methodology and basics of SystemVerilogAddresses how all these pieces fit together and how they should be used to verify complex chips rapidly and thoroughly.Unique in its broad coverage of SystemVerilog, advanced functional verification, and the combination of the two.
Provides a reference methodology that can be adopted by designers and verification engineers for all types of System-on-a-Chip projects. With authors from ARM® and Synopsys®, it combines ARM's expertise in the verification of complex, configurable IP from transaction-level SystemC to timing-critical register-transfer level (RTL) implementation, and Synopsys' strength in delivering an integrated RTL and system verification platform, including tools and verification IP. Verification Methodology Manual for SystemVerilog describes SystemVerilog language features relevant to functional verification and provides a blueprint for a robust, scalable verification architecture based on industry best practices. This book also specifies a standard set of libraries for assertions and commonly used verification functions, such as stimulus generation, simulation control and coverage analysis, to help implement the recommended methodology. The Manual can help SoC development teams achieve faster and more effective design verification. It also guides verification IP providers to follow a consistent and well-documented architecture, enabling end users to easily integrate verification IP from multiple sources.
Verification Planning.- Assertions.- Testbench Infrastructure.- Stimulus and Response.- Coverage-Driven Verification.- Assertions for Formal Tools.- System-Level Verification.- Processor Integration Verification.

Kunden Rezensionen

Zu diesem Artikel ist noch keine Rezension vorhanden.
Helfen sie anderen Besuchern und verfassen Sie selbst eine Rezension.

Google Plus
Powered by Inooga